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1. Introductiou 
Iu an earlier paper [3] UNGER shQwed that a nQrmal mQde flQW table 
cannQt be realized by an as'ynchrQnQus sequential circuit with .out inserted 
delay elements if the flQW table cQntains essential hazard. 
Even if delay elements are inserted, the s:ynthesis methQd shQuld attain 
as fast netwQrk resPQnse as PQssible. FQr this reaSQn all the transitiQns shQuld 
be cQmpleted in .one step. Examples .of this SQrt .of realizatiQns are the general 
state assignment methQd .of HUFFMAN [21 which uses single internal variahle 
changes tQ realize the transitiQns and the nQncritical race state assignment 
methQds .of LID [8] and TRACEY [9]. 
This paper gives a general state assignment methQd fQr this type .of 
realizatiQn requiring fewer internal variahles. AlsQ a new s'ynthesis methQd is 
suggested by using bQth the delayed and un delayed versiQns .of the internal 
variahles and this methQd is shQwn tQ he mQre eCQnQmical in terms .of the num-
ber .of internal variahles. 
1.1. Terminology 
The internal variables .of an asynchrQnQus sequential circuit will be 
denQted by )"i and the delayed versiQns .of the internal variables will be de-
nQted by Y i . x will be 'VTitten for the vectQr .of the Xi input variables, 
x (Xl' X~, ... , Xn), similarly y = (YI' Y2' ... , Ym), Y = (YI, Yz, ... , Ym) and 
f = (f1' fz, ... , fm), where Ji = Ji(x, y, Y) .or Ji Ji(x, Y) are the "next" 
values .of Yi' 
The realizatiQn .of Fig. I will he called f(x, Y) type realizatiQn, and the 
realizatiQn shQwn in Fig. 2 will he called f(x, y, Y) type realizatiQn. 
A cube defined by a = (aI' az, ... , an) and h = (b1, bz, ... , bn) is the set 
.of all vectQrs x = (Xl' X 2' ••• , xn) such that min(ai' bi ) < Xi max(a;, bJ 
fm i = I, 2, ... , n This cube will be denQted by [a, h]. 
If A and B are cubes and An B = (b, A*B will be written. 
Pi denQtes statements, e.g. PI (a E rh, e]) has the truth value: "true" 
(I) if a E rh, c] and false (0) .otherwise. 
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km denotes the minimum number of internal variables necessary for the 
coding of an r row flow table (km is the smallest intcger such that 2km > r) 
1.2. Assumptions 
1. The terminal characteristics of the circuit to be designed are described 
by a normal mode flow table, i.e. no input change leads to more than one 
state change. 
2. The flo'w table will be realized by an asynchronous sequential circuit 
operating in fundamental mode [4.], i.e. the inputs are never changed unless the 
circuit is stable internally. 
3. The combinational net'works are built of gate type elements. 
4. Both line (wiring) and gate delays ale taken into account, since the 
input delay model [7] will be med to desclibe the possible effects of the stray 
delays in the netwOlk and all the stray delays are aswmed to be bounded 
C!i < J.. 
5. The inserted delays (Di) are assumed to be intertial delays and Di ~ } .. 
6. The combinational networks are free of logical hazard [6]. 
2. f (x, y, Y) type realization 
2.1. Speed independent state transition 
Since in any stable state Yi = Yi (i = I, 2, ... , n) for the (xl, yl, yl) --;-
-l- (X2, y2, y2) state transition (xl, yl) -+ (X2, y2) will be written. 
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Fig. 3 
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(xl, yl) ~ (x~, y~) state transition is speed independent, i.e. the circuit 
reaches the final state independently from the actual values of the stray delays, 
if the possible values of it are restricted the following way (Fig. 3). 
To be able to prove the speed independence of this transition, we write 
it in a more detailed form. The first row in Fig. 4 represents the initial stable 
state, X1yl. In the second and third rows the input variables and the undelayed 
versions of the internal variables are changing. In the fourth row y is in the 
final and Y in the initial state. In the fifth row the Yi variables are changing 
and the sixth ro,v represents the final stable state x2y~. 
The speed independence of the first part of the transition (rows 1, 2, 3 
and 4) can be proved by using the analysis procedure for as"ynchronous circuits 
given by HALL [7]. This proof is given in the Appendix. 
Because of assumptions 4 and 5, Y starts to change only after the net-
work's stabilization in x2y2Yl. This part of the transition is obviously speed 
independent, for f does not change any more and the combinational networks 
are assumed to be free of logical hazard. 
This is not the only possible way to define speed independent transitions 
between two stable states, but the following results are based on this definition. 
2.2. Expanded state table 
The expanded state table can be derived by plotting the values of 
f(x, y, Y) on a table, the rows of which are defined by y and the columns by x 
and Y. As an example the expanded state table is given for a circuit, the ter-
minal characteristics of which are described by the flow table of Fig. 5. 
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f~(x, y, Y) 
o 
-~==0 -b 
b c Cff 







00 i7 77 00 07 
00 ®' 7i 00 70 
00 77 77 00 70 
Fig. 6 
10 
70 I @) 
then the corresponding expanded state table is shown in Fig. 6. The stable 
states are encircled on the expanded state table. Obviously in any part of the 
map defined by one of the input combinations, any row and any column can 
contain at most one stable state. 
2.3. Design procedure 
The design of the f(x, y, Y) type realization of a given flow table' has 
two steps: 
1. to assign single internal states to the rows of the flow table 
2. to specify all the transitions of the flow table according to the defi-
nition of the speed independent transition. 
00 07 70 
, 
11 
00 07 10 I 11 00 ' 07 ! 70 i, 77 00 i 07 : 70 I, 77 00 i 01 70 I 77 
00 @ I -' - - \ 11 
01 - - - i1 
10 - - - 77 




1/ I ® - - I I I1 I J j I 11 
" 
Fig. ;-
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The first problem is the more serious one, since before making a proper 
state assignment ·we must be able to characterize those ones in which every 
specified transition can be made speed independent. This problem will be 
attacked in the next few· paragraphs. 
The second part of the design procedure can he performed on the ex-
panded state tables. As an example, the transition (00, 00) -;- (11, 11) will be 
specified on the expanded state table of Fig. 7. 
2.4. Interaction between two transitions 
In this section two arbitrary transitions will he considered (Fig. 8) 
and conditions ,viII be developed ·which must be satisfied to be ahle to specify 
hoth transitions as being speed independent. 
r I x ! y : I 
y : y' y' : 
, lx' x'] 2 - - J/ : 
] y2 x2 - y' J 
/, y2 x' ye [y!y211 
5 I y3 x" yJ I yJ I 




I y3 : i - : i 
a y' x' I y' j [yl y'] I 
Fig. 8 
xbx" x2 x" 
y~y3 0*/1 y2 !0 
y2 
! 0) , I 
y' : i I y' 
Fig. 9 
Two transitions cannot he speed independent at the same time if there 
IS at least one combination defined hy x, y, and Y, ·where the restrictions on 
the values of f(x, y, Y) cannot he satisfied simultaneously. This situation will 
he called interaction hetween the transitions. 
Speed independent state transitions are defined in foul' parts (four rows 
of Fig. 8) and in three of them there are restrictions on the values of f(x, y, Y), 
so there are 9 possibilities of interaction hetween two transitions. Interaction 
can exist between rows 1 5, 1-7, 1-8, 3-5, 3-7, 3-8, 4-5, 4:-7 and 
4-8 of Fig. 8. 
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Rows 1 and;) interact if and only if P1(yl " y3) . P2(X1 = x3) . P3(yl = 
= y3) . P,j(yl = ya) = 1 but this is impossible, for P1(yl -;L y3) . P3(yl = y3) = 
= 0 independently from yl and y3. 
For similar reasons there can be no interaction between rows 1-8, 
4 and 4-8. 
Rows 1 and 7 interact if and only if P1(yl " y4) . P 2(X1 = x4) . P3(yl = 
= y3) = 1, but this is an impossible situation according to the flow table of 
Fig. 9. 
Xl ix2=~1 x· I 
yl=y3 01ey 2! y. 1 
y2 I 0 i i 
y' I i 01 I 1 
Fig. 10 
I x' IX2 x'l xJ 
I y1:y 3 r? I ' ,I ft, ,z:'J Y* y.! \D 
1 
y2 18' 
I y4 I 101 
Fig. 11 
Rows 3 and;) interact if and only if P I (y2 , ' y3) . P2(X2 = X:l) . P 3(yl = 
y3) = 1, but this is an impossible situation according to the flow table of 
Fig. 10. 
Rows 3 and 7 interact if and only if P1(y2 " y4) . P2(X2 = x4) . Piyl 
= y:l) = 1, hut this is also an impossihle situation according to the flow table 
of Fig. n. 
Rows 3 and 8 interact if and only if P1(y2 " y4) . P2(X2 = x4) • P3(yl E 
E [yay1l) = 1. 
Rows 4 and 7 interact if and only if PI (y2 
E [yly2]) = 1. 
Rows 3 and 8, and 4 and 7 ohyiously can interact under certain conditions. 
Summarizing these conditions: two transitions X1yl ->- x2y2 and x3y3 -+ x4y4 
can interact only if the final internal states helong to the same input combina-
tion (x2 = x4), these final internal states are different (y2 " y!) and at least 
one of the conditions yl E [yar ] and il E [yly2] is satisfied. 
No'w an important theorem can be stated: 
Theorem 2.1.: Transitions Xlyl -+ x2y2 and X:yl - x4y4 cannot interact in 
case of an f(x, y, Y) type realization, if conditions yl* [y3yl] and y:l* [yly2] are 
satisfied simultaneously. 
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Proof: Interaction can exist het,veen rows 3-8 and 4-7 only. Satisfying 
conditions PI(yl E [y3}-4])= 0 and P 2(y:l E [yly2]) = 0 simultaneously there can 
he no interaction brt"ween row1' 3-8 and 4-7. 
2.5. General state assignment scheme 
To construct a general state assignment which can he used for the coding 
of any flow table, we must consider the realization of a flow tahle, where all 
the nossible state transitions occur. Every transition can he made speed inde· 
pendent, if there is no interaction between them and this implies that the 
conditions of Theorem 2.1. must be satisfied for all the possible pairs of transi· 
tions. 
If yl, y~, Y:' and y4 are codes for arbitrary four states, then any of these 
codes must he disjoint to the cuhes formed by any pair of the other three 
codes. So the coding of y\ y2, y3 and y4 must contain the columns determined 
from Fig. 12. 
With the notations of' Fig. 12 for the columns (1, A, B, AB ... ) which 
are used for later cOll"Hnience, the conditions of the realizahility of any transi· 
tion hetween y\ y2, ya and y4 are described hy the following Boolean expression: 
(AB...L ab -i- ABC abe)· (AB ab C + c) . (AB + ab B + b) . 
· (AB -'- ab -'- A -!- a) . (AC ae + ABC abe)· (AC + ae + C c) 
· (AC ! ae B b)· (AC + ae -L A a)' (BC be ABC + abe) 
· (BC + be -'- C c)· (BC ~ be B -!- b) . (BC + be -'- A + a) = 
(A + a) . (B b)· (C -L c) . (A BC -'- abe) -'- (AB ab)· (AC -'- ae) . 
· (BC -'- be) 
The 16 column" form a 16th order commutative group G, if an operation 
IS defined hetween them, the componentwise mod 2 sum. N = {1, i)- is a 
proper mhgroup of G and the quotient group GIN has the elements {1, i)-, 
{A, a}, {B, b}, {C, e}, {AB, ab}, {AC, ae}, {BC, be}, and {ABC, abe}. They 
repre8rnt the following partition,,: 
H. if I -Jo- Iyl y2 y3 y'l\ 
, " t· .; .; . J 
lA, af -Jo- {yl y2 y:l, }-4] 
{B,b] 
JAB. ab l-Jo- Iyl y2. y3 yU I . , 1.."..' 
Introducing the {1, i} -+ 1 
{A,a}-+A 
lC I t ,e f 
{AC, ae} 
{BC, be] --"r J yl y4. y2 y31 t· • '. . J 
JABC, abe} -Jo- I y2 y3 yI, yl} I \. .• . 
{ABC, abe} -+ ABC notations, 
-
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Y 
I 
0 0 0 0 0 0 0 0 1 1 
y2 0 0 0 0 1 1 0 0 0 0 
yJ 
I 
0 0 1 0 0 0 0 1 0 0 1 1 
y. 0 0 0 0 0 0 0 0 1 
I I A. B AB C AC BC ABC abe be ae e ab b a i I 
y~ [yJ y'] X X X X I 
y~ [yJ y'] X X X X 
y: [y2 y v] X X X X 
y; [yl y v] X X X 
y~ [ylyl] X X X X 
y; [yZ yl] X X X X 
y~ [yl y4] X X X X 
y; [yf l] X X X X 
y; [ylyl] X X X X 
y; [yl yl] X X X X 
y; [yl y2] X X X X 
y~ [yl y2] X X X X 
Fig. 12 
Fig. 13 
the conditions of the realizability of any transition between y1, y2, y3 and y1 
has the form 
A . B . C· ABC + AB . AC· BC (2.5.-1) 
If we assign arbitrary but distinct codes to yl, y~, y3 and r, they define 
the partition {y1, y2, y3, r} so their coding must contain at least either XY 
and YZ, or X, Y and YZ, or X, Y and Z type columns, where X, Y and Z 
can be any three of A, B, C and ABC. For those yl, y2, y3 and r, the coding of 
which contains only the columns defined by one of the complexes {XY, YZ}, 
{X, Y, YZ}, or {X, Y, Z}, the condition (2.5.-1) cannot be satisfied. 
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According to the Lagrange theorem, Cl:." can have proper subgroups of 
order 2 and 4 only. The 2nd order subgroups are: {I, A}, {I, B}, {I, C}, 
{I, AB},fI, AC}, {I, BC}, {I, ABC}, and the 4th order subgroups are 
{I, A, B, AB}, {I, A, C, AC}, {I, B, C, BC} {I, A, BC,ABC} {I, B, AC,ABC} 
{I, C, AB, ABC}, {I, AB, AC, BC}. Any of these subgroups have the form 
{f, X}, {I, X~Y}, {I, X, 1-, Xl'; or {I, Xl', XZ, YZ}, respectively. 
Obviously, none of the complexes mentioned before are subgroups 
(i.e. closed under the group operation) so that new elements can he generated 
by carrying out an the possible pairwise multiplications between the elements 
of the complex under consideration. Since 
{XY, l'Z} 
{X, Y, YZ; 
{X, l', Z} 
x {XY, 1Z} 
X {X, l', l'Z} 
X {X. l', Z} 
{I, Xl', XZ, YZ} 
{I, X, l', Z, Xl'Z, Xl', l'Z} 
{I, X, l', Z, Xl', XZ, l'Z} 
the original elements of an y of these complexes and the new elcments generated 
by their pairwise multiplications together are sufficient for the realization of 
any transition between them. 
Since km variables are always enough for a di8tinct coding of a flow 
table and (~m) is the number of the pos8ihle pairs, the proof of the following 
theorem is finished: 
Theorem 2.2.: km --;- (~m) variables are always sufficient for the speed ill-
deppndent f(x, y, Y) type realization of an arbitrary flow table. 
As an example a genpral state assignment for an eight row flow table is 
giyen: 
K L JI K ~ L K ~ JI L lVI 
0 0 0 0 0 0 
0 0 I 0 1 1 
0 1 0 1 0 1 
0 1 1 1 1 0 
1 0 0 1 1 0 
1 0 1 1 0 1 
1 1 0 0 1 1 
1 1 1 0 0 0 
Columns K, Land JI represent a distinct coding with the minimU1::1 
number of variables, K lvI, L 111 and L K are the possible mod 2 
sums of the original columns. 
2.6. State assignment procedure 
The general state assignment scheme is very easy to use, since it IS com-
pletely independent of the flow table structure, but it has the disadvantage of 
requiring more than the necessary number of internal variables in most cases. 
7* 
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To make a state assignment for the f(x, y, Y) type realization of a given flow 
table the follo·wing method is suggested. 
According to Theorem 2.1. for every pair of transitions X1yl ->- x~y2 and 
X3y3 -~ x4y4 such that x~ = x·1 and y~ y4, yl ); [y3y-4] and y3 ); [yly2] conditions 
have to be satisfied. The condition l * [ymy"] can be represented by an in-
completely specified Boolean vector, where arbitrarily yk is coded by 1, [y~y"] 
is coded by 0 and the remaining elements are unspecified (-). 
By listing these conditions for all the specified transitions an incompletely 
specified Boolean matrix is defined. The problem of reducing these matrices 
was considered by DOLOTTA and lUcCLUSKEY [10] and TRACEY [9]. Any of 
their methods can bc used to find a reduced matrix representing a state assign-
ment, where all the specified transitions can be made speed independent. 
An example is given hy finding a state assignment for the flow table 
of Fig. 13. The incompletely specified Boolean matrix for this case: 
a b c d e 
da, be 0 0 1 
0 1 0 
da, ee 0 1 0 
0 0 1 
ed: ab 0 0 1 
1 0 0 
ed, eo 0 1 0 
0 0 1 
be, ca 0 1 0 
0 1 0 
be. da 0 1 0 
0 1 0 
11 ae, be 1 0 0 
0 1 0 
ae, de 1 0 0 
0 1 0 
The "Matrix R eduction Algorithm 2" of [9] results in a state assignment 
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Summary 
In this paper a new synthesis method is suggested for asynchronous (fundamental mode) 
circuits by using both the delayed and undelayed versions of the internal variables and this 
method is shown to be more economical in terms of the number of internal variables than the 
existing synthesis methods having the same capabilities. 
In the second part of the paper (to be published in the next issue) a new general state 
assignment method resulting in a single transition time state assignment is given for asynchro-
nous (fundamental mode) circuits which requires fewer internal variables than the existing 
state assignment methods of Huffman, Liu and Friedman. 
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